A Full Adder Implementation Using SET Based Linear Threshold Gates
نویسندگان
چکیده
In this paper we investigate single electron tunneling (SET) devices from the logic design perspective, using the SET tunnel junction’s ability to control the transport of individual electrons. More in particular, we present the implementation of a Full Adder using SET threshold gates. First, we augment the threshold gates with an active buffer in order to overcome feedback effects which can appear in passive SET networks. Second, we derive the circuit parameters for buffered SET threshold gates, and present the simulation results. Finally, we utilize the buffered threshold gates to build a Full Adder circuit, and verify the behavior of the resulting circuit via simulation.
منابع مشابه
New full adders using multi-layer perceptron network
How to reconfigure a logic gate for a variety of functions is an interesting topic. In this paper, a different method of designing logic gates are proposed. Initially, due to the training ability of the multilayer perceptron neural network, it was used to create a new type of logic and full adder gates. In this method, the perceptron network was trained and then tested. This network was 100% ac...
متن کاملPropose, Analysis and Simulation of an All Optical Full Adder Based on Plasmonic Waves using Metal-Insulator-Metal Waveguide Structure
This paper proposes a full adder with minimum power consumption and lowloss with a central frequency of 1550nm using plasmonic Metal-Insulator-Metal (MIM)waveguide structure and rectangular cavity resonator. This full adder operates based onXOR and AND logic gates. In this full adder, the resonant wave composition of the firstand second modes has been used and we have ob...
متن کاملCounters Implemented in Single Electron Technology
Single Electron Tunneling (SET) is an emerging technology which offers greater scaling potential than MOS. The SET technology offers the ability to control the transport of individual electrons. In this paper we investigate the implementation of 7=3 and 7j2 counters in SET technology. Counters are elementary building blocks which can be utilized for the design of larger arithmetic structures, s...
متن کاملStudy and Review on VLSI Design Methodologies and Limitations using CMOS Adder Circuits
In this review paper different design techniques of multi bit adder are deliberate using linear parameters logic gates. The comparison is carried by several parameter mainly focus on a number of linear threshold gates, a number of CMOS transistor, power dissipation, power delay product (PDP), average power dissipation time delay and size of the full adder circuit. Adder circuits basically imple...
متن کاملEvolutionary QCA Fault-Tolerant Reversible Full Adder
Today, the use of CMOS technology for the manufacture of electronic ICs has faced many limitations. Many alternatives to CMOS technology are offered and made every day. Quantum-dot cellular automata (QCA) is one of the most widely used. QCA gates and circuits have many advantages including small size, low power consumption and high speed. On the other hand, using special digital gates called re...
متن کامل